

Fig. 2.

The first figure corresponds to PC implemented in general purpose register block, and the second - to PC implemented as a standalone register. The first variant requires less hardware resources but it is almost 2 times slower then the second variant. Register blocks RG A and RG B contain

Type /	12 bit	16 bit	24 bit	32 bit

Data Width

Condition code

•

Mnemonic

Meaning

Bit	5	4	3	2	1	0
Meaning	Reserved	Ι	С	0	Ν	Z

